

ABSTRACT OF THE DISCLOSURE

A non-volatile memory device comprises a gate line that includes a gate dielectric layer, a bottom gate pattern, an inter-gate dielectric and a top gate pattern, which are
5 sequentially stacked. The width of the inter-gate dielectric is narrower than that of the bottom gate pattern.